

Yasmin samy

lec 3  
ch 7

sheet # 5

Figures needed for sheet 5

Solution

Registers  
 $M \Rightarrow Y$   
 $X \quad Q \Rightarrow \text{Temp}$   
Sheet (5)

(7-9) Mul  $R_1, R_2$



- Use
- Counter Register is available in the Bus.
  - ① write possible Control Sequence.
  - ② Use Figure 7.1 (Bus structure).
  - ③ Use Figure 6.7

assume:-

①  $Z \Rightarrow$  perform the fn of the accumulator.

Temp  $\Rightarrow$  hold Multiplier

$Y \Rightarrow$  hold Multiplicand.



Solution:

Steps

action

1. Pcount, MARin, Read, Select4, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin

4. Constant = 32, Constantout, Counterin


5.  $R_1$ out, TEMPin

6.  $R_2$ out, Yin

7. Zout, if Temp = 1 then SelectY else Select0, Add, Zin, Decrement

8. Shift, if Zero = 0 then Branch 7


9. Zout,  $R_2$ in, End



Branch on  $\overline{Z}$   $\overline{N}$  1

7.10

Control steps for Branch-on-Negative instruction. Figure 7.8



Solution  $\rightarrow$

- 1- PCout, R=B, MARin, Read, Inc PC
2. WMFC
3. MDRout, R=B, IRin
4. PCout, offset field of IRout

7 Add, if  $N=1$  then  
 R=B, PCin, End.


Solution (Using Figure 7-1)  $\rightarrow$

1-3 Fetch instruction

4 PCout, offset field of IRout, Add, if  $N=1$  then PCin, End.

problem (7.15)


Figure 7-3



Explain How you would use

- additional Latches as either input or output of the RAM to the operator the file in master slave mode.


Solution



at read operation :-

First phase { (1) at first clock cycle. &  $Enable_{in} = 1$   
(2) Data enter the two latches and appears at two buses immediately.

Second phase { (3) during the second phase of the clock latch inputs are disabled  $Enable_{in} = 0$   
(write operation) → during this phase to record the result of data transfer.



# Sheet #5

MOV X(Rsrc), Rdst (write microprogram)

7.24

call microoutline

Address      microinstruction

Same as figure 7.21

000	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select 4, Add, Z <sub>in</sub>
001	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
002	MDR <sub>out</sub> , I <sub>R</sub> <sub>in</sub>
300	MBranch { MPC ← 161 }

161	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select 4, Add, Z <sub>in</sub>	X
162	Z <sub>out</sub> , PC <sub>in</sub> , WMFC	
163	MDR <sub>out</sub> , Y <sub>in</sub>	
164	R <sub>src</sub> <sub>out</sub> , select Y, Add, Z <sub>in</sub>	

R<sub>src</sub>

165 Z<sub>out</sub>, MAR<sub>in</sub>, Read

166 MBranch { MPC ← 170; MPC ← [IP<sub>8</sub>], WMFC

Same as Fig 7.21

170	MDR <sub>out</sub> , MAR <sub>in</sub> , Read, WMFC
171	MDR <sub>out</sub> , Y <sub>in</sub>
172	R <sub>dst</sub> <sub>out</sub> , Select Y, Add, Z <sub>in</sub>
173	Z <sub>out</sub> , R <sub>dst</sub> , End.

في صفحة كتابه في صفحة الكتيب

Figure 7.20

Figure 5, needed to solve  
sheet #5




Figure 7.20 Flowchart of a microprogram for the Add src, Rdst instruction.

436

- 5 -

Problem  
7.24

MOV X(R<sub>src</sub>), R<sub>dst</sub>

1. PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select<sub>4</sub>, Add, Z<sub>in</sub>
2. Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC.
3. MDR<sub>out</sub>, IR<sub>in</sub>
4. offset - field - of IR<sub>out</sub>, MAR<sub>in</sub>, Read
5. R<sub>src</sub><sub>out</sub>, Y<sub>in</sub>, WMFC
6. MDR<sub>out</sub>, Select<sub>Y</sub>, Add, Z<sub>in</sub>
7. Z<sub>out</sub>, MAR<sub>in</sub>, Read.
8. WMFC
9. MDR<sub>out</sub>, R<sub>dst</sub><sub>in</sub>, End



Branch - on - Negative  
Branch  $< 0$  loop


if  $N=0$  No Branch  
if  $N=1$  Branch

Single Bus Structure

1. PCout, MARin, Read, Select 4, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. Offset-field-of-IRout, Select Y, Add, Zin,  
if  $N=0$  then End
5. Zout, PCin, End.

Multiple - Bus Structure

1. PCoutB, R=B, MARin, Read, Inc PC
2. WMFC
3. MDRoutB, R=B, IRin
4. PCoutB, Offset-field-of-IRoutA, Add,  
if  $N=0$  then End
5. PCin, End



1. PCout, MARin, Read, Select4, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDROUT, IRin
4. Constant = 32, Constantout, Counterin فرض

5. R1out, Tempin
6. R2out, Yin

$Q$   
 $M$

accumulator  $q_0 = 1$   
 7. Zout if Temp<sub>0</sub> = 1 then select Y else select 0  
 Add, Zin, decrement <sup>الشيء</sup>

8. shift, if Zero = 0 then Branch 7  
 4 bits of the accumulator

9. Zout, R2in, End

@ Ass.

7.30

Address

Microinstruction

0000

A

0001

B

0010

if ( $b_6 b_5$ ) = 00 then  $\mu$ Branch 0111

0011

if ( $b_6 b_5$ ) = 01 then  $\mu$ Branch 1010

0100

if ( $b_6 b_5$ ) = 10 then  $\mu$ Branch 1100

0101

I

0110

$\mu$ Branch 1111

0111

C

1000

D

1001

$\mu$ Branch 1111

1010

E

1011

$\mu$ Branch 1111

1100

F

1101

G

1110

H

1111

J

b) Assume that bits  
b<sub>6-5</sub> of IR are ORed  
into bit MPC<sub>3-2</sub>

Address	Microinstruction
0000	A
0001	B; MPC <sub>3-2</sub> ← b <sub>6-5</sub>
0010	C
0011	D
0100	MBranch 1111
0101	E
0110	MBranch 1111
0111	F
1011	G
1100	H
1101	MBranch 1111
1110	I
1111	J

MPC<sub>3-2</sub> ← b<sub>6-5</sub>

ناتج OR من البتتين 6 و 5  
التي هي 1 و 0 في المثال  
وهو 10

أو 0010 أو 0101  
أو 0111  
أو 1110

c)

Address	Microinstruction
	Next address      Function
0000	0001      A
0001	0010      B; MPC <sub>3-2</sub> ← b <sub>6-5</sub>
0010	0011      C
0011	1111      D
0110	1111      E
1010	1011      F
1011	1100      G
1100	1111      H
1110	1111      I
1111	—      J




Figure 7.19 An example of a partial format for field-encoded microinstructions.

then be assigned a distinct code that represents the microinstruction. Such full encoding is likely to further reduce the length of microwords but also to increase the complexity of the required decoder circuits.

Highly encoded schemes that use compact codes to specify only a small number of control functions in each microinstruction are referred to as a *vertical organization*. On the other hand, the minimally encoded scheme of Figure 7.15, in which many resources can be controlled with a single microinstruction, is called a *horizontal organization*. The horizontal approach is useful when a higher operating speed is desired and when the machine structure allows parallel use of resources. The vertical approach results in considerably slower operating speeds because more microinstructions are needed to perform the desired control functions. Although fewer bits are required for each microinstruction, this does not imply that the total number of bits in the control store is smaller. The significant factor is that less hardware is needed to handle the execution of microinstructions.

7-31

need figure 7-19.

To reduce the number of bits needed to encode control signals in Figure (7-19) we do the following:

- ① put the  $Y_{in}$  Control Signal as the fourth Signal in  $F_5$  to reduce  $F_3$  by one bit
- ② Combine fields  $F_6$ ,  $F_7$ , and  $F_8$  into a single 2-bit field that represents:
  - 00: Select 4
  - 01: Select  $\gamma$
  - 10: WMFC
  - 11: END

finally

$F_1$ (4 bits)	$F_2$ (3 bits)	$F_3$ (2 bits)	$F_4$ (4 bits)	$F_5$ (2 bits)	$F_6$ (2-bits)
as the same Figure 7-19	as the same Figure 7-19	00: No transfer 01: MARin 10: MDRin 11: Tempin	as the same Figure 7-19	00: No action 01: Read 10: Write 11: $Y_{in}$	00: Select 4 01: Select $\gamma$ 10: WMFC 11: End-

الترقية  
F6  
F7  
F8

لم تضرها لتتوي  
على الموصوف من  
F6 & F7 & F8

Need Figure 7.19, Figure 7.6, Figure 7.7

(7-32) Suggest a new encoding scheme to generate control signals of figure (7-19) that reduce number of bits needed to 12.

- explain your effect to examples figure 7.6 & figure 7.7

### Solution

هنا سوف نقوم بذلك من استخدام وتوليد كل (Control Signal) على حد تقوم بالمرور على جميع الاشارات التحكم الموجودة وعرفه أي الاشارات مرتبطة مباشرة مع بعضها فمثلاً:

① MAR in 6 Read  $\Rightarrow$  MAR in Read and.

②  $Z_{in}$   $\begin{cases} \nearrow \text{Select 4} \\ \searrow \text{Select 5} \end{cases} \Rightarrow \begin{matrix} Z_{in} \cdot \text{Select 4} \\ Z_{in} \cdot \text{Select 5} \end{matrix}$

new encoding scheme will be:

FA :  $F_1 + Z_{out} \cdot \text{End}$ ,  $Z_{out} \cdot \text{WMFC}$  (11 signal)

FB:  $F_2, F_3 \xrightarrow{+}$   $\left. \begin{array}{l} Z_{in} \text{ select 4} \\ Z_{in} \text{ select } y \\ MAR_{in} \\ MAR_{in} \text{ Read} \\ MDR \text{ write} \end{array} \right\} \begin{array}{l} Z_{in} \\ MAR_{in} \\ MDR_{in} \end{array} \quad (13 \text{ signals})$

FC: F4 (16 signals)

بعد هذا التّعديل سوف نقوم بتطبيق أثره على الرّسالة  
الموجودة في Figure 7.6 & Figure 7.7  
حيث نريد أن نخطو (5) كذا الخطوة القادمة ← لم يبدِ تعديل

10

the contents of R1 are transferred to register Y in step 5, to prepare for the addition operation. When the Read operation is completed, the memory operand is available in register MDR, and the addition operation is performed in step 6. The contents of MDR are gated to the bus, and thus also to the B input of the ALU, and register Y is selected as the second input to the ALU by choosing SelectY. The sum is stored in register Z, then transferred to R1 in step 7. The End signal causes a new instruction fetch cycle to begin by returning to step 1.

This discussion accounts for all control signals in Figure 7.6 except  $Y_{in}$  in step 2. There is no need to copy the updated contents of PC into register Y when executing the Add instruction. But, in Branch instructions the updated value of the PC is needed to compute the Branch target address. To speed up the execution of Branch instructions, this value is copied into register Y in step 2. Since step 2 is part of the fetch phase, the same action will be performed for all instructions. This does not cause any harm because register Y is not used for any other purpose at that time.

### 7.2.1 BRANCH INSTRUCTIONS

A branch instruction replaces the contents of the PC with the branch target address. This address is usually obtained by adding an offset X, which is given in the branch instruction, to the updated value of the PC. Figure 7.7 gives a control sequence that implements an unconditional branch instruction. Processing starts, as usual, with the fetch phase. This phase ends when the instruction is loaded into the IR in step 3. The offset value is extracted from the IR by the instruction decoding circuit, which will also perform sign extension if required. Since the value of the updated PC is already available in register Y, the offset X is gated onto the bus in step 4, and an addition operation is performed. The result, which is the branch target address, is loaded into the PC in step 5.

The offset X used in a branch instruction is usually the difference between the branch target address and the address immediately following the branch instruction.

Step	Action
1	$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$
2	$Z_{out}, PC_{in}, Y_{in}, WMFC$
3	$MDR_{out}, IR_{in}$
4	$Offset-field-of-IR_{out}, Add, Z_{in}$
5	$Z_{out}, PC_{in}, End$

Figure 7.7 Control sequence for an unconditional Branch instruction.

Problem 7-32  
Figure 7.7  
Handwritten notes:  
- 12: PC<sub>in</sub> M  
- 13: Z<sub>in</sub> M  
- 14: structure  
- 15: temporary register



## 7.2 EXECUTION OF A COMPLETE INSTRUCTION

Let us now put together the sequence of elementary operations required to execute one instruction. Consider the instruction

Add (R3), R1

which adds the contents of a memory location pointed to by R3 to register R1. Executing this instruction requires the following actions:

1. Fetch the instruction.
2. Fetch the first operand (the contents of the memory location pointed to by R3).
3. Perform the addition.
4. Load the result into R1.

Figure 7.6 gives the sequence of control steps required to perform these operations for the single-bus architecture of Figure 7.1. Instruction execution proceeds as follows. In step 1, the instruction fetch operation is initiated by loading the contents of the PC into the MAR and sending a Read request to the memory. The Select signal is set to Select4, which causes the multiplexer MUX to select the constant 4. This value is added to the operand at input B, which is the contents of the PC, and the result is stored in register Z. The updated value is moved from register Z back into the PC during step 2, while waiting for the memory to respond. In step 3, the word fetched from the memory is loaded into the IR.

Steps 1 through 3 constitute the instruction fetch phase, which is the same for all instructions. The instruction decoding circuit interprets the contents of the IR at the beginning of step 4. This enables the control circuitry to activate the control signals for steps 4 through 7, which constitute the execution phase. The contents of register R3 are transferred to the MAR in step 4, and a memory read operation is initiated. Then

Step	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R3 <sub>out</sub> , MAR <sub>in</sub> , Read
5	R1 <sub>out</sub> , Y <sub>in</sub> , WMFC
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
7	Z <sub>out</sub> , R1 <sub>in</sub> , End

Figure 7.6 Control sequence for execution of the instruction Add (R3), R1.

Figure 7.6  
Problem 7.22

5. Z<sub>out</sub>, WMFC  
6. R1<sub>out</sub>, Y<sub>in</sub>  
7. MDR<sub>out</sub>, SelectY, Add, Z<sub>in</sub>  
8. Z<sub>out</sub>, R1<sub>in</sub>, End

3. Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC  
4. R3<sub>out</sub>, MAR<sub>in</sub>, Read  
5. R1<sub>out</sub>, Y<sub>in</sub>, WMFC  
6. MDR<sub>out</sub>, SelectY, Add, Z<sub>in</sub>  
7. Z<sub>out</sub>, R1<sub>in</sub>, End

2. output  
Z<sub>out</sub>, R1<sub>in</sub>

2. نفس الوقت




Figure 7.8 Three-bus organization of the datapath.

we need figure 7.19 & figure 7.8

7.33 suggest a format for microinstruction similar to figure 7.19. if the processor organization as shown in figure (7.8)

Solution →

Figure 7-8 contain 2 Bus A & B connected to the ALU.

2 fields are needed instead of  $F_1$

MDRout → out ← مخرج

MDRoutA → مخرج A  
MDRoutB → مخرج B

$F_1-A$	$F_1-B$
MDRoutA	MDRoutB
RoutA	RoutB
8	8

7.34 → merits of horizontal and vertical microinst.

horizontal microinstructions

- They are longer
- They need a large microprogram area
- used for CISC

vertical microinstructions

- They are require more encoding and decoding of signals
- longer delay.
- lead to longer microprograms and slower operation.

7-35

### (a) Advantages of Hardwired Control :

✓ It is fast operation.

### Disadvantages of Hardwired Control :

✓ Higher Cost.

✓ Inflexibility when changes or additions are to be made.

✓ Longer time required to design and implement such Unit.

### (b) Advantages of microprogrammed Control :

• low cost

• high flexibility when changes are made.

### Disadvantages of microprogrammed Control :

• lower speed of operation. becomes a problem in high performance computer.